A Single-phase Clock High-performance Bicmos Latch

نویسندگان

  • Borivoje Nikolic
  • Vojin Oklobdzija
چکیده

A true single-phase clock BiCMOS latch intended for the use in high-performance deeply pipelined digital systems is proposed. It is based on quasi-complementary BiCMOS circuit, and uses single-phase clock. The speed and power performance of this latch are superior to previously published results, which has been shown by simulation in 0.8μm technology.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Low Voltage Bicmos Tspc Latch for High Performance Digital Systems

New true single-phase clock (TSPC) BiCMOS circuits are described. The TSPC latches are intended for use in highperformance deeply pipelined digital electronic systems. The circuits described are based on quasi-complementary BiCMOS circuit using single-phase clock. They are verified to have fullswing operation with supply voltages as low as 1.5V. The speed and power performance of the new latch ...

متن کامل

A New True-Single-Phase-Clocking BiCMOS Dynamic Pipelined Logic Family for High-Speed, Low-Voltage P - Solid-State Circuits, IEEE Journal of

New true-single-phase-clocking (TSPC) BiCMOS/ BiNMOS/BiPMOS dynamic logic circuits and BiCMOS/BiNMOS dynamic latch logic circuits for high-speed dynamic pipelined system applications are proposed and analyzed. In the proposed circuits, the bootstrapping technique is utilized to achieve fast near-full-swing operation. The circuit performance of the proposed new dynamic logic circuits and dynamic...

متن کامل

Design Techniques for High-speed, High-Resolution Comparators

This paper describes precision techniques for the design of comparators used in high-performance analog-to-digita1 converters employing parallel conversion stages. Following a review of conventional offset cancellation techniques, circuit designs achieving 12-b resolution in both BiCMOS and CMOS 5-V technologies are presented. The BiCMOS comparator consists of a preamplifier followed by two reg...

متن کامل

High Speed Delay-Locked Loop for Multiple Clock Phase Generation

In this paper, a high speed delay-locked loop (DLL) architecture ispresented which can be employed in high frequency applications. In order to design the new architecture, a new mixed structure is presented for phase detector (PD) and charge pump (CP) which canbe triggered by double edges of the input signals. In addition, the blind zone is removed due to the elimination of reset signal. Theref...

متن کامل

Latch-up Prevention in Merged Bipolar-MOS Structures for BiCMOS Applications

BiCMOS technology [1] offers both the high driving capability of bipolar devices and the high input impedance of CMOS devices. The potential of BiCMOS technology has been demonstrated in a variety of applications such as gate arrays [2], static RAMs [3], dynamic RAMs [4] and microprocessors [5]. One of drawbacks of the conventional BiCMOS process is that the integration density is rather low si...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 1998